Home
Planner
Syllabus
NEW
About
Pricing
Hardware Modelling using Verilog - IIT Kharagpur - Prof. Indranil Sengupta — Free Course on SyncStudy | SyncStudy
Hardware Modelling using Verilog - IIT Kharagpur - Prof. Indranil Sengupta
NIKHIL TYAGI
42 Videos
Share
1 student studying this
Course preview
0.
Prof. Indranil Sen Gupta
1.
Introduction
2.
Design Representation
3.
Getting Started with Verilog
4.
VLSI Design Styles (Part 1)
+ 37 more videos
Set Your Goal
When do you want to finish?
Sep 2, 2026
2:37:29
Watch Time
6
Lec / Day
8
Days Left
Study Plan Timeline
Preview
Save to Dashboard
Track progress and resume later
Sign up to Generate Plan