VLSI

VLSI by Engineering Funda

VLSI Course Trailer

How to Access all the Courses of Engineering Funda?

Evolution of Logic Complexity in Integrated Circuit for Information Technology Services

VLSI design Methodologies | Types of VLSI Design | VLSI Technology window | Engineering Funda

Comparison of Full Custom design & Semi Custom design | VLSI by Engineering Funda

Semi Custom Design in Integrated Circuit | Standard Cell & Gate Array Semi Custom Design

VLSI Terminologies (Hierarchy, Regularity, Modularity & Locality) Explained

Package Technology in IC (SIP, DIP, PGA, Surface Mount Package & Contactless Package) Explained

VLSI design flow (Basics, Flowchart, Domains & Y Chart) Explained | VLSI by Engineering Funda

Importance of CAD tools in VLSI design | IC Design Process | IC Fabrication Process | VLSI CAD Tools

Comparison of FPGA and CPLD | Parameters of FPGA & CPLD | VLSI by Engineering Funda

Comparison of FPGA, CPLD, PLC, Microprocessor, Microcontroller & DSP based on different parameters

CMOS Fabrication Process | CMOS Fabrication Algorithm | CMOS Fabrication Process Steps

Twin Tube CMOS Fabrication Process (Basics, Requirements, Steps & Process) Explained

Photolithography (Basics, Steps & Process) Explained | VLSI by Engineering Funda

Ion Implantation and its advantages over diffusion process in VLSI by Engineering Funda

Two terminal MOS Structure | Energy Band Diagram of MOS Structure | MOS substrate Basic Properties

Flat Band Voltage | Example of Flat Band Voltage | VLSI by Engineering Funda

MOS under External Bias (Accumulation Region, Depletion Region & Inversion Region) Explained

Thickness of Depletion Region | Depletion Region Charge Density | Surface Inversion in MOS Structure

MOS Transistor (Basics, Types, Structure & Working of n channel MOSFET) Explained

Threshold Voltage of MOSFET (Basics, Parameters & Derivation) Explained | VLSI by Engineering Funda

Example of Threshold Voltage of MOSFET | VLSI by Engineering Funda

Gradual Channel Approximation in MOSFET | Drain Current Equation of MOSFET | MOSFET Characteristics

Examples on Drain Current & Operating region in MOSFET | VLSI by Engineering Funda

Channel Length Modulation in MOSFET (Basics, Physical Understanding, Derivation & Characteristics)

Substrate Bias Effect in MOSFET | Threshold Voltage under Substrate Bias Voltage

MOSFET Capacitances | Structural overview of MOSFET Capacitance | MOSFET capacitance Model

nMOS and pMOS (Basics, Symbol, Ideal Working, Input & Output Characteristics) Explained

MOSFET Regions of Operation with nMOS and pMOS | VLSI by Engineering Funda

Examples based on nMOS and pMOS | VLSI by Engineering Funda

pMOS and nMOS Comparison based on different Parameters | VLSI by Engineering Funda

Why is pMOS is good to pass logic 1 and nMOS is good to pass logic 0? | VLSI by Engineering Funda

nMOS Inverter (Basics, Circuit, Working & Voltage Transfer Characteristics) Explained

Noise Margin (Basics, Example & Calculation) Explained | VLSI by Engineering Funda

Resistive Load Inverter (Circuit, Working, VTC, Parameters & Power Dissipation) Explained

Example of Resistive Load Inverter | Parameters calculation of Resistive Load Inverter

Depletion Load nMOS Inverter (Circuit, Working, VTC & Advantages) Explained

CMOS Inverter (Meaning, Circuit & Working) Explained | VLSI by Engineering Funda

CMOS Inverter, Voltage Transfer Characteristics of CMOS Inverter, Working & Circuit of CMOS Inverter

CMOS Inverter Parameters (VIH voltage, VIL Voltage, VOH Voltage, VOI Voltage & Noise Margin)

Why pMOS size is greater then nMOS size? | VLSI by Engineering Funda

Example on Symmetric CMOS Inverter | VLSI by Engineering Funda

Example on CMOS Inverter | VLSI by Engineering Funda

Examples of CMOS Inverter Voltage Transfer Characteristics | VLSI by Engineering Funda

CMOS Inverter Examples | VLSI by Engineering Funda

Propagation Delay of CMOS Inverter | Minimization of Propagation Delay of CMOS Inverter

CMOS Logic Circuit Rules and Structure

CMOS NAND Gate Explained: Circuit, Working, Implementation, and Truth Table

CMOS NOR Gate Explained: Circuit, Working, Implementation, and Truth Table

Boolean Function Implementation Using CMOS: Circuit, Working, and Truth Table

CMOS Multiplexer: Basics, Circuit, Rules, Working, Implementation & Truth Table

CMOS Half Adder: Basics, Circuit, Rules, Working, Implementation & Truth Table

Boolean Function Implementation Using CMOS and Equivalent Size of CMOS Circuit

CMOS SR Latch Using NOR Gates: Circuit, Rules, Working, Implementation & Truth Table

CMOS SR Latch Using NAND Gates: Circuit, Rules, Working, Implementation & Truth Table

CMOS D Latch Explained: Circuit, Rules, Working, Implementation & Truth Table

CMOS SR Flip Flop Using NOR Gates: Circuit, Rules, Working, Implementation & Truth Table

CMOS JK Flip Flop Using NOR Gates: Circuit, Rules, Working, Implementation & Truth Table

CMOS NOR Gate Stick Diagram: Circuit, Design & Working

CMOS NAND Gate Stick Diagram: Circuit, Design & Working

Stick Diagram of Boolean Function | CMOS Boolean Function Circuit | VLSI by Engineering Funda

CMOS Transmission Gate Explained: Symbols, Circuit Design, Working & Truth Table

4 to 1 Multiplexer Implementation using Transmission Gates | VLSI by Engineering Funda

D Latch Implementation using Transmission Gate | CMOS Transmission Gate | VLSI by Engineering Funda

Boolean Function Implementation using Transmission Gates | VLSI by Engineering Funda

Dynamic CMOS ( Basics, Circuit, Working, Advantages & Disadvantages) Explained

Cascading Issues of Dynamic CMOS | Solution of Cascading Issues in Dynamic CMOS

Comparison of Static CMOS and Dynamic CMOS based on Different Parameters | VLSI by Engineering Funda

Domino Logic CMOS (Basics, Circuit, Number of Transistors & Working) Explained

Charge Sharing in Dynamic CMOS | Solution of Charge Sharing in Dynamic CMOS

Boolean Function Implementation using Dynamic CMOS Logic | VLSI by Engineering Funda

NORA CMOS Logic or NP CMOS Logic (History, Basics, Structure & Working) Explained

Boolean Function Implementation using NORA CMOS Logic | VLSI by Engineering Funda

Voltage Bootstrapping | Basics & Circuit of Voltage Bootstrapping | Working of Voltage Bootstrapping

Latch Up in CMOS | SCR Latch Up Analogy | Latch up in CMOS Inverter | Latch up prevention in CMOS

On Chip Clock generation | Basics & Parameters of Clock Signal | Primary Clock Generator

Ring Oscillator (Basics, Circuit, Working & Operating Frequency) Explained

Clock Distribution | H Tree Clock Distribution Network | Three Level Buffered Clock Distribution

Faults in Integrated Circuit | Permanent Fault & Non Permanent in IC | VLSI by Engineering Funda

BIST - Built In Self Test (Basics, Types, Architecture, Working, Challenges, Pros & Cons) Explained

Stuck at Fault in Integrated Circuit | Stuck at Logic '0' | Stuck at Logic '1'

FinFET Technology (Basics, Structure, Characteristics, Merits, Demerits & Applications) Explained

OR Gate in Xilinx using Verilog/VHDL | VLSI by Engineering Funda

AND Gate in Xilinx using Verilog/VHDL | VLSI by Engineering Funda

Half Adder in Xilinx using Verilog/VHDL | VLSI by Engineering Funda

Full Adder in Xilinx using Verilog/VHDL | VLSI by Engineering Funda

8 to 3 Encoder in Xilinx using Verilog/VHDL, 8 to 3 Encoder | VLSI by Engineering Funda

3 to 8 Decoder in Xilinx using Verilog/VHDL, 3 to 8 Decoder | VLSI by Engineering Funda

Multiplexer in Xilinx using Verilog/VHDL | VLSI by Engineering Funda

Demultiplexer in Xilinx using Verilog/VHDL | VLSI by Engineering Funda

BCD to Seven Segment Display in Xilinx using Verilog/VHDL | VLSI by Engineering Funda

JK Flip Flop in Xilinx using Verilog/VHDL | VLSI by Engineering Funda

D Flip Flop in Xilinx using Verilog/VHDL | VLSI by Engineering Funda

BCD Counter in Xilinx using Verilog/VHDL | VLSI by Engineering Funda

Finite State Machine in Xilinx using Verilog/VHDL | VLSI by Engineering Funda

What is the meaning of 2nm, 5nm & 7nm Technology? #VLSI

Engineering Funda Services